



(12) **EUROPEAN PATENT APPLICATION**

(21) Application number: **93301263.5**

(51) Int. Cl.⁵: **H03F 3/50**

(22) Date of filing: **22.02.93**

(30) Priority: **28.02.92 US 843580**

(72) Inventor: **Carobolante, Francesco**
 4291 Norwalk Drive No. V105
 San Jose, California 95129 (US)

(43) Date of publication of application:
01.09.93 Bulletin 93/35

(74) Representative: **Palmer, Roger et al**
PAGE, WHITE & FARRER 54 Doughty Street
 London WC1N 2LS (GB)

(84) Designated Contracting States:
DE FR GB IT

(71) Applicant: **SGS-THOMSON**
MICROELECTRONICS, INC.
 1310 Electronics Drive
 Carrollton Texas 75006 (US)

(54) **Method and apparatus for buffering electrical signals.**

(57) A circuit and method for buffering a high output impedance voltage generator circuit to a low input impedance load circuit is described. Two emitter-follower stages are used with a load current feedback configuration so that the base to emitter voltages of all four transistors maintain a fixed relationship and therefore the output voltage presented to the load maintains a fixed relationship to the input voltage presented to the buffer amplifier circuit.




FIG. 1

This invention relates to improvements in circuitry for buffering electronic circuits to each other, and more particularly to improvements in circuitry for buffering a circuit that has an output voltage at a high output impedance to a low input impedance load or load circuit while maintaining an accurate output voltage, regardless of the load conditions.

It is a common technique to interpose a "buffer" amplifier, usually incorporating an emitter-follower circuit, between two circuits to minimize the interaction between the two circuits and to isolate the first circuit from the second. Typically the buffer will have a high input impedance to impose only light loading on the first circuit, and a low output impedance to enable the buffer to drive heavy loads, such as those presenting small load resistances. Without a buffer amplifier between a circuit having a high output impedance and a circuit with a low input impedance, most of the signal is dropped across the internal impedance of the source. Properly set up, the buffer amplifier will present an output voltage equal to its input voltage.

There are typically two ways to implement the buffer amplifier. The first way is using open loop circuits in which there is no voltage feedback. The second way is using closed loop circuits in which there is voltage feedback. One of the advantages of open loop circuits is that they offer greater response speed than closed loop circuits, generally having shorter propagation delay. The problem with open loop circuits is that they are imprecise, since there is no way of correcting output signal errors. On the other hand, one of the advantages of closed loop circuits is the greater accuracy and precision that feedback makes possible. The drawbacks of closed loop circuits are that gain is traded off for precision, and the response speed is slower, since the propagation delay is increased. Also, the stability of the loop in closed loop circuits becomes a problem, since out-of-control oscillations may occur; therefore, the bandwidth of the loop is usually reduced to insure stability. Thus, if there is a requirement for wide bandwidth, the use of a voltage feedback loop may be inappropriate and an open loop approach may be necessary.

When constructing buffer amplifier circuits that use several cascaded bipolar transistor stages, it is necessary to provide a "matching" of the base to emitter voltages (V_{BE} 's) of the transistors in the various stages to enable the output voltage to be a replica, as precisely as possible, of the input voltage. Such matching can be achieved by proper control of the relevant parameters, such as the collector currents, the type of transistors (i.e., NPN or PNP), the areas or sizes of the emitters, the geometry of the devices, and the collector-emitter voltages. In a bipolar transistor V_{BE} follows the formula:

$$V_{BE} = V_T \ln \frac{I_c}{I_s}$$

where V_T is approximately equal to 26 mV and I_s is a technology-dependent parameter which is proportional to the emitter area of the transistor. Therefore, V_{BE} decreases by approximately 18 mV for every doubling of the emitter area. Not only is the V_{BE} directly affected by the area of the emitter of a transistor, but also by collector current. Therefore, V_{BE} 's can be closely matched in the stages by appropriately sizing the emitters and the relative collector currents.

Thus, the usual method of matching V_{BE} 's involves imposing equal currents through transistors that are of the same type (i.e., both NPNs or PNPs) and emitter size. For example, two NPN transistors of equal size handling the same collector current will have equal V_{BE} 's. However, an NPN transistor and a PNP transistor will generally have different V_{BE} 's for the same collector current. In the past, at times the V_{BE} 's of NPNs have been matched to PNPs, but only for establishing desired static conditions, such as biasing. V_{BE} matching has not been used for transistors carrying dynamic signals. In light of the formula given above, however, it becomes apparent that an approximation of the voltage drop (V_{BE}) on an NPN transistor to that of a PNP transistor for the same current may be obtained by appropriately scaling their relative emitter areas (if the two devices are not intrinsically similar due to their construction).

It can be seen that the simplest multiple transistor buffer amplifier comprises two cascaded "emitter follower" stages that are of opposite polarity, i.e., one NPN and one PNP, to partially compensate for the V_{BE} voltage drops.

Not only is the V_{BE} of a transistor in one stage typically different from the V_{BE} of a transistor in another stage, unless they are purposely made equal by imposing special conditions, but the transistors will also tend to have different collector currents according to the respective loads. Accordingly, what is needed is a circuit that matches the V_{BE} of an NPN transistor in one stage to the V_{BE} of a PNP transistor in another stage independent of the current in the load to achieve at least a first order load independence. For transistors which have V_{BE} 's within a certain range, the circuit should automatically establish the required collector currents in the two stages so that equal V_{BE} 's are continuously maintained. This current will be dependent on the transistor type and will not necessarily be equal in both stages.

In light of the above, therefore, it is an object of the invention to provide an improved apparatus and method for buffering a generator circuit having a high output impedance to a load having a low input impedance that maintains an output voltage substantially equal to the input voltage despite variations in the loading conditions and the input signal.

It is another object of the invention to provide an improved apparatus and method of the type described to provide an output signal over a wide band-

width.

It is yet another object of the invention to provide an improved apparatus and method of the type described to provide a buffer circuit having the speed of response typical of open loop implementation.

It is still another object of the invention to provide an improved apparatus and method of the type described that is "self biasing" in that it uses load current for biasing and does not require externally provided biasing currents to operate.

It is yet another object of the invention to provide an improved apparatus and method of the type described that utilizes "matching" of the V_{BE} 's of transistors in different stages of an emitter-follower circuit to provide an output voltage that is precisely equal to the input voltage regardless of the load conditions.

It is still another object of the invention to provide an improved apparatus and method of the type described that automatically sets the required collector currents in the two stages of the emitter-follower circuits so that equal V_{BE} 's in the two stages are continuously maintained, using load current feedback techniques.

These and other objects, features and advantages of the invention will be apparent to those skilled in the art from the following detailed description of the invention, when read in conjunction with the accompanying drawings and appended claims.

In accordance with a broad aspect of the invention a buffer circuit is provided for buffering the voltage output of an input circuit presenting a high output impedance to a load presenting a low impedance. A load current flows through a first emitter-follower stage to an output node connected to the load. The first emitter-follower stage has first and second transistors, each having an emitter, a base, and a collector, the first transistor being diode-connected to a supply voltage, and a second emitter-follower stage has third and fourth transistors, each having an emitter, a base, and a collector, the base-emitter voltage of the third transistor being equal to the base-emitter voltage of the first transistor to force a current to flow in the second stage. An input voltage signal from the input circuit is delivered to the base of the fourth transistor. Means are provided for feeding back a current proportional to the load current to the second stage to automatically maintain a fixed relationship between the voltage of the V_{BE} of the second transistor and the V_{BE} of the fourth transistor, thereby maintaining a voltage at the output node that has a fixed relationship to the input voltage signal. A startup transistor is also provided for starting the circuit when no load current is being drawn by driving a current into the load circuit.

In accordance with another broad aspect of the invention, a method for buffering an input voltage signal to a load is presented. The method includes providing a first emitter-follower stage through which a

load current flows to an output node connected to the load, the first stage comprising first and second transistors, each having an emitter, a base, and a collector, the first transistor being diode-connected to a supply voltage, and providing a second emitter-follower stage comprising third and fourth transistors, each having an emitter, a base, and a collector. The base-emitter voltage of the first transistor is impressed on the base-emitter junction of the third transistor to force a current to flow in the second stage, and a portion of the load current is fed back to the second stage to maintain a fixed relationship between the voltage of the second transistor and the fourth transistor.

The invention is illustrated in the accompanying drawings, in which:

Figure 1 is an electrical schematic diagram of a buffer amplifier circuit constructed in accordance with a preferred embodiment of the invention.

Figure 2 is an electrical schematic diagram of a buffer amplifier circuit constructed in accordance with another preferred embodiment of the invention.

Figure 3 is an electrical schematic diagram of a buffer amplifier circuit constructed in accordance with yet another preferred embodiment of the invention.

In the circuits illustrated in the various figures, like reference numerals are used to denote like or similar parts.

An electrical schematic diagram of a buffer amplifier 10 in which the apparatus and method in accordance with a preferred embodiment of the invention are embodied is shown in Figure 1. The circuit 10 includes a first emitter-follower stage 11 that has two NPN transistors 20 and 24 with their emitter-collector paths connected between a V_{cc} rail 18 and an output node 26. The base and collector of the first transistor 20 are connected to the V_{cc} rail 18 so that the first transistor 20 is diode-connected thereto. A load 28 is shown connected between the output node 26 and a reference potential, or ground, as shown. The load 28 may be fabricated as a part of the circuit 10, or, the node 26 may be adapted for connection to a separate load circuit (not shown).

In addition, the circuit 10 includes a second emitter-follower stage 13 having two PNP transistors 16 and 14, with their emitter collector paths also connected between the V_{cc} rail 18 and ground. The base of the PNP transistor 16 is connected by a line 19 to the emitter of the NPN transistor 20, and, the emitter of the PNP transistor 14 is connected to the base of the NPN transistor 24 by a line 27. As will be described, the line 19 provides a feedback circuit to feed back a current proportional to the load current that flows in the first emitter-follower stage 11 to the PNP transistor 16, thereby impressing the base-emitter voltage of the transistor 20 onto the base emitter junction of the PNP transistor 16, forcing a current to flow

through the second emitter-follower stage 13. Thus, the voltage at the output node 26 is maintained with a fixed relationship to the input voltage signal 12.

The circuit shown in Figure 1 generates an accurate output voltage for a wide range of input voltages. Although the buffer amplifier 10 can be constructed of discrete components, preferably it is integrated onto a single semiconductor chip adapted for connection between a voltage generator circuit and a load circuit.

The operation of the circuit is based on a matching of the base to emitter voltages of transistors in two "emitter-follower" stages through the use of "load current feedback". If the errors due to base and Early voltage are neglected (which may be compensated for by more complex circuitry well known in the art), in order to have the output voltage (V_{OUT}) on the node 26 precisely match the input voltage (V_{IN}) 12, the V_{BE} of PNP transistor 14 must match as precisely as possible the V_{BE} of the NPN transistor 24, because the signal path of the input voltage is through the base-emitter junction of the transistor 14 and the base-emitter junction of the transistor 24 to the load 28.

In addition, the input voltage 12 to the buffer amplifier 10 is connected to the base of an NPN transistor 22 which assists in the startup of the circuit. This assistance may be necessary when the initial load current is zero, because in that condition there may be no current through the circuit with the result that the transistors are unbiased, since the buffer circuit 10 is "self biasing" using the load currents for proper biasing, and does not require externally provided biasing currents to operate. To solve the potential startup problem the transistor 22 drives a current into the load 28. Once the circuit 10 is operating, the load current flows through the collector-emitter junctions of the transistor 24 and the transistor 20.

The transistor 20, being diode-connected and with its emitter connected to the base of the transistor 16, imposes its V_{BE} onto the base-emitter junction of the transistor 16, creating a collector current through the transistors 16 and 14. Since the concept of load current feedback is utilized in which the load current through the transistor 24 is partially fed back via the feedback line 19 to the base of the transistor 16 so as to continuously maintain the V_{BE} of the transistor 14 equal to V_{BE} of the transistor 24, the V_{BE} 's of all four transistors 14, 16, 20, and 24 are therefore equal, assuming the inherent V_{BE} values of the transistors are not excessively different. If the V_{BE} values of the particular transistors that are used in a given embodiment are very different, then other solutions may need to be implemented to reduce the output voltage error.

One solution that may be implemented is to properly size the emitter areas of the respective transistors. By appropriately sizing PNP emitter areas relative to NPNs, appropriate currents may be forced in

the two stages for the same V_{BE} 's, thus minimizing errors.

Another solution that may be used is to employ resistors of substantially equal value in series with the emitters of the transistors of either stage to perform the correction. If the V_{BE} 's of the PNP transistors 14 and 16 are too small, the resistors would be placed in series with their emitters. This configuration is shown in Figure 4, wherein a resistor 70 is connected between the voltage supply 18 and the emitter of transistor 16, and a resistor 72 of substantially equal value to resistor 70 is connected between the collector of the transistor 16 and the emitter of the transistor 14. On the other hand, if the V_{BE} 's of the NPN transistors 24 and 20 are too small, the resistors would be placed in series with their emitters. This configuration is shown in Figure 5, wherein a resistor 74 is connected between the emitter of the transistor 20 and the collector of the transistor 24, and a resistor 76 of substantially equal value to resistor 74 is connected between the collector of the transistor 24 and the load device. However, this method of matching V_{BE} 's only works for a limited range of current, since the voltage drop on a V_{BE} follows a logarithmic curve when plotted against current, while the resistor has a linear curve.

Depending upon the application, the base current of the NPN transistor 24 may become a source of error if it is large enough compared to the collector current of the transistor 16. To eliminate this error a "base current cancellation" technique can be used by which the base current of the transistor 24 is reproduced and mirrored into the base of the transistor 24 to obtain a first order compensation. This configuration is illustrated in Figure 6 wherein transistors 84, 82, and 80 have been added to "cancel out" the base current of the transistor 24. The emitter of PNP transistor 80 is connected to V_{cc} 18, the collector of the transistor 80 is connected to the collector of the transistor 14 and the base of the transistor 24, and the base of the transistor 80 is connected to the base and collector of PNP transistor 82 and the base of the transistor 84. The emitter of the transistor 82 is connected to V_{cc} 18, and the collector of the transistor 82 is connected to the base of the transistor 84. The collector of NPN transistor 84 is connected to the emitter of the transistor 20 and the emitter of the transistor 84 is connected to the collector of the transistor 24. In operation, if the transistor 84 is identical to the transistor 24, since they have approximately the same collector current, they also have approximately the same base current (I_B) which is "mirrored" by transistors 82 and 80 and fed back to the base of the transistor 24, thus "canceling" the error on the V_{BE} of the transistor 14 due to I_B . More elaborate schemes may be adopted to cancel second order effects as known in the art.

Another circuit embodiment 30, in accordance

with the invention, is shown in Figure 2. The circuit 30 is similar to the circuit described with respect to Figure 1, except the startup transistor 34 is connected with its collector attached to the supply voltage 40, its base attached (as in Figure 1) to the input voltage 32, and its emitter connected to drive a current into the base of the transistor 24 to create a current through the load 48. The operation of the Figure 2 circuit configuration is different from the Figure 1 embodiment because it supplies a load current only when V_{IN} 32 is at least equal in magnitude to the V_{BE} drops across the transistors, since both transistors 34 and 24 must be turned on.

As with the Figure 1 embodiment, the emitter sizes may be varied to create equal V_{BE} 's among the various transistors. The same effect may also be achieved through the use of appropriate sized resistors in series with the emitters of the various stages. Base current cancellation techniques may also be employed to eliminate errors caused by excessive base currents of the transistor 24. As with the embodiment of Figure 1 this circuit is self biasing.

Another circuit embodiment 50 of the invention is shown in Figure 3. This circuit embodiment includes a load current path 51 from the V_{cc} rail 60 through the emitter-collectors a PNP transistor 62 and an NPN transistor 64 to an output node 66 to which a load 68 may be connected. A control current path 53 is provided through the emitter-collector paths of PNP transistors 58 and 56 between the V_{cc} rail 60 and ground. The bases of the transistors 58 and 62 are connected to each other and to the collector of the transistor 62. Similarly, the base of the transistor 64 is connected to the collector of the transistor 58. The startup transistor 54 is an NPN device, having its emitter collector path connected between the V_{cc} rail 60 and the emitter of the transistor 56. The input voltage signal is applied from an input node 52 to the bases of the transistors 54 and 56.

In contrast to the circuit embodiment described above with respect to Figures 1 and 2, in the circuit embodiment 50 of Figure 3, the transistor 62 is a PNP transistor. The transistor 56 is forced to pass the same collector current as the transistor 64; however, this circuit need not have accurately matched V_{BE} 's for all its transistors, so an approximately constant offset between the V_{IN} 52 and V_{OUT} 66 may exist. Like the previously described embodiments this embodiment is "self biasing", and as with the previous embodiments, the emitter sizes may be varied to create equal V_{BE} 's among the various transistors. The same effect may also be achieved through the use of resistors of appropriate sizes placed in series with the emitters of the various stages. Base current cancellation techniques may also be employed to eliminate errors caused by excessive base currents of the transistor 24.

The above described implementations may also

be realized in a complementary form, in which the first stage delivering current to the output is a PNP stage, while the second stage is an NPN stage. The start up transistor would be of PNP type. Equivalent circuits may be built using n-channel or p-channel transistors, thus avoiding problems with phase current errors, although they would be more sensitive to drain-source voltages for curve matching.

Although the invention has been described and illustrated with a certain degree of particularity, it is understood that the present disclosure has been made only by way of example, and that numerous changes in the combination and arrangements of parts can be resorted to by those skilled in the art without departing from the spirit and scope of the invention, as hereinafter claimed.

Claims

1. A buffer circuit for connection between an input voltage signal and a load, comprising:
 - a first emitter-follower stage through which a load current flows for delivery to the load, said emitter-follower stage comprising a first and a second transistor, each having an emitter, a base, and a collector, said first transistor having its emitter connected to the collector of the second transistor, and being diode-connected with its collector and base interconnected to a supply voltage;
 - a second emitter-follower stage through which a control current flows between the supply voltage and a reference potential, said second emitter-follower stage comprising a third and a fourth transistor, each having an emitter, a base, and a collector, the emitter of said fourth transistor being connected to the base of said second transistor, and the base of said fourth transistor having its collector connected to the reference voltage, and being connected to receive said input voltage signal; and
 - a feed back circuit to feed back a portion of said load current to said third transistor, wherein the base-emitter voltage of the first transistor is impressed on the base-emitter junction of the third transistor to force a current to flow through said second stage by connecting the collector of the third transistor to the emitter of the fourth transistor to maintain a voltage across the load that has a fixed relationship to the input voltage signal.
2. The buffer circuit of claim 1 further comprising a startup transistor for starting the circuit when no load current is being drawn by driving a current into the load circuit.

3. The buffer circuit of claim 2 wherein said startup transistor has an emitter, base, and collector, the emitter and collector being connected in parallel with the emitter and collector of said second transistor, and the base being connected to receive said input voltage signal.
4. The buffer circuit of claim 2 wherein said startup transistor has an emitter, base, and collector, the emitter and base being connected in parallel with the emitter and base of said fourth transistor, and the collector being connected to said reference voltage.
5. The buffer circuit of claim 1 wherein said buffer circuit has a high input impedance and low output impedance.
6. The circuit of claim 1 wherein the base-emitter voltages of the second transistor in the first stage and the fourth transistor are maintained with fixed values, thereby maintaining a voltage across said load that is substantially equal to the input voltage signal.
7. The circuit of claim 6 wherein the fixed values are substantially equal values.
8. The circuit of claim 6 wherein the emitter areas of the first and second transistors are substantially equal, and the emitter areas of the third and fourth transistors are substantially equal.
9. The circuit of claim 1 wherein the emitters of the transistors in the two stages are sized to produce a V_{BE} in the second transistor that is substantially equal to the V_{BE} of the fourth transistor.
10. The circuit of claim 1 wherein resistors of substantially equal value are placed in series with the emitters of the first and second transistors to maintain the V_{BE} of the second transistor substantially equal to the V_{BE} of the fourth transistor.
11. The circuit of claim 1 wherein resistors of substantially equal value are placed in series with the emitters of the third and fourth transistors to maintain the V_{BE} of the second transistor substantially equal to the V_{BE} of the fourth transistor.
12. The circuit of claim 1 wherein said first and second transistors are NPN transistors and said third and fourth transistors are PNP transistors.
13. The circuit of claim 1 further comprising a pass transistor having an emitter, a base, and a collector, said pass transistor being in series with the collector of the second transistor and having its base current mirrored into the base of said second transistor to obtain a first order compensation of the base current of said second transistor.
14. A circuit for buffering a high output impedance voltage generator circuit that provides an input voltage signal to a low input impedance load circuit, comprising:
 - a first NPN transistor having an emitter, a base, and a collector, the base and collector being connected to a supply voltage;
 - a second NPN transistor having an emitter, a base, and a collector, the collector being connected to the emitter of the first NPN transistor and the emitter being connected to the load circuit;
 - a first PNP transistor having an emitter, a base, and a collector, the emitter being connected to the supply voltage, the base being connected to the emitter of the first NPN transistor, and the collector being connected to the base of the second NPN transistor;
 - a second PNP transistor, having an emitter, a base, and a collector, the emitter being connected to the collector of the first PNP transistor, the collector being connected to a reference potential, and the base being connected to the input voltage signal.
15. The circuit of claim 14 further comprising a startup transistor having an emitter, a base, and a collector, the base being connected to the input voltage signal, the collector being connected to the emitter of the first NPN transistor, and the emitter being connected to the load circuit.
16. The circuit of claim 15 wherein said startup transistor is a NPN transistor.
17. The circuit of claim 14 further comprising a startup transistor having an emitter, a base, and a collector, the base being connected to the input voltage signal, the collector being connected to the emitter of the first PNP transistor, and the emitter being connected to the collector of the first PNP transistor.
18. The circuit of claim 17 wherein said startup transistor is a NPN transistor.
19. A buffer circuit for connection between a voltage generator circuit having a high output impedance that provides an input voltage and a load having a low input impedance, comprising:
 - a first emitter-follower stage to provide an output current to the load;
 - a second emitter-follower stage to receive said input voltage and having an output for deliv-

ering a voltage proportional to the input voltage to said first stage;

and a feedback circuit between said first and second stages to feed back to said second stage from said first stage a current proportional to the output current to maintain an output voltage on the load substantially equal to the input voltage .

20. The circuit of claim 19 wherein said first stage 10

comprises a first and a second NPN transistor, each transistor having an emitter, a base, and a collector, the first transistor being diode-connected to a supply voltage;

and wherein said second stage comprises 15
a first and a second PNP transistor, each transistor having an emitter, a base, and a collector, the base-emitter voltage of the first NPN transistor being forced across the base-emitter junction of the first PNP transistor to force a current through the second stage to provide load current feedback to said second stage to provide a current to maintain substantially equal base-emitter voltages between said second PNP transistor and said second NPN transistor to thereby maintain an output voltage on the load circuit substantially equal to the input voltage . 20 25

21. The circuit of claim 19 further comprising means responsive to the input for driving an initial current into the base of the second NPN transistor when no load current is initially drawn by the load circuit. 30

22. A method for buffering an input voltage signal to a load, comprising: 35

providing a first emitter-follower stage through which a load current flows to an output node connected to the load, said first stage comprising first and second transistors, each having an emitter, a base, and a collector, the first transistor being diode-connected to a supply voltage; 40




providing a second emitter-follower stage comprising third and fourth transistors, each having an emitter, a base, and a collector; 45




impressing the base-emitter voltage of the first transistor on the base-emitter junction of the third transistor to force a current to flow in said second stage;

feeding back a portion of said load current to said second stage to maintain a fixed relationship between the voltage of the second transistor and the fourth transistor. 50

23. The method of claim 22 further comprising providing a startup transistor for starting the circuit when no load current is being drawn by driving a current into the load circuit. 55

24. The method of claim 22 wherein said step of providing a first stage comprising first and second transistors comprises providing a first stage comprising NPN transistors, and wherein said step of providing a second stage comprising third and fourth transistors comprises providing a second stage comprising PNP transistors.







European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 93 30 1263

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	EP-A-0 394 807 (SGS-THOMSON MICROELECTRONICS) * the whole document *	1, 19, 20, 22, 24	H03F3/50
X	EP-A-0 355 918 (N.V. PHILIPS'GLOEILAMPENFABRIEKEN) * column 5, line 50 - column 6, line 16; figures 4A, 4B *	1-24	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			H03F
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 08 JUNE 1993	Examiner TYBERGHIE G.M.
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1501 (11.82) (P0401)